back to overview ▲

» DVM Test Report: Steady-State|Steady-State|Vin Maximum|10%

Test Details
Schematic 4.2_LTC3406B - DVM ADVANCED.sxsch
Test Steady-State|Steady-State|Vin Maximum|10%
Date / Time 12/10/2015 5:45 PM
Report Directory run_blt_in_and_prmt_grphs\Steady-State\Steady-State\VinMaximum\10%
Log File report.txt
Screenshot schematic.png
Status PASS
Simulator simplis
Deck input.deck
Init input.deck.init
Measured Scalar Values
Efficiency 90.3064%
Efficiency_Max 90.3064%
Frequency(CLK) 955.687k
ILOAD
AVG
150.075m
MIN
149.731m
MAX
150.346m
RMS
150.075m
PK2PK
615.458u
ISRC
AVG
45.4982m
MIN
350.015u
MAX
550.21m
RMS
110.739m
PK2PK
549.86m
Power(LOAD) 225.971m
Power(SRC) 250.228m
VLOAD
AVG
1.50572
MIN
1.50227
MAX
1.50844
RMS
1.50572
PK2PK
6.1749m
VSRC
AVG
5.49995
MIN
5.49945
MAX
5.5
RMS
5.49995
PK2PK
549.86u
Measured Spec Values
Max_VLOAD PASS: Max. Output1 Voltage (1.50844) is less than or equal to Max. Output1 Voltage Spec (1.58025)
Min_VLOAD PASS: Min. Output1 Voltage (1.50227) is greater than or equal to Min. Output1 Voltage Spec (1.42975)
LOAD
VLOAD
ILOAD
SXGPH File simplis_pop13_439.sxgph
SRC
VSRC
ISRC
SXGPH File simplis_pop13_429.sxgph
default
CLK
ILOUT
SW
VOUT
SXGPH File simplis_pop13_434.sxgph
Other SXGPH Files
clock#pop simplis_pop13_421.sxgph